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ABSTRACT 
This Report presents an algorithm for synthesizing a sequential net- 
work to detect a given n-place binary sequence within a serialized 
binary data stream. Sequences are characterized as binary (n,  r )  ring 
sequences and the state assignment is determined from the n r-bit 
subsequences. The results are compared with the implementation of 
a binary sequence detector made up of an n- 1 stage shift register 
and an n-input decisional element. 
1. PROBLEM STATEMENT 
A detector is required to recognize the arrival of a particular n-place binary 
sequence within a serialized (bit by bit) data stream. Upon the entry of the nth 
bit of the sequence into the detector and before the entry of the succeeding bit 
(i.e., during the nth bit interval), the detector is to furnish an output. The detec- 
tion of a given 31-bit pseudorandom sequence was treated in Ref. 1. This has 
since been extended to the detection of any given n-place binary sequence within 
a data stream. 
II. APPLICATION 
Binary sequences are inserted at the beginning (or end) of a data frame or 
subframe emanating from a digital data processor of a spacecraft. Sequence 
detectors are used in the decoding equipment on the ground to provide “flags” 
which indicate the beginning (or end) of a data block (e.g., a TV frame). 
The sequence detector is in essence an electronic combination lock which is 
opened for one digit period only when the proper sequence of binary digits 
is entered. 
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111. CONSTRAINT 
The probability of n successive data bits being identical 
to a given n-place sequence should be reasonably low. 
A priori information about the data is not generally known. 
However, if each data bit arrives as a 0 or 1 with equal 
probability, the probability of n successive data bits being 
identical to a given n-bit sequence is 2-” if the following 
constraint is imposed: The sequence of bits must be such 
that after it has been partially completed, the remaining 
bits or bit cannot be the beginning of the same sequence. 
Example 1 
Given the sequence in Fig. 1, where ai precedes ai+l in 
time. Note that a, through a,, and a9 through alo corre- 
spond to the first six and the first two digits of the sequence 
respectively. This is clearly undesirable because there is 
now a higher probability (i.e., > 2-1°) that these partially 
completed sequences together with preceding or succeed- 
ing data bits can correspond to the original sequence. The 
probability that the 10-bit sequence is formed with four 
data bits followed by a, through a, is 2-4. 
The constraint on the sequence to eliminate the preced- 
ing possibility may be satisfied in one of two ways. 
A. Cyclic Permutation of the Original Sequence 
A sequence where the first and last bit differ and the 
longest run of 0’s or 1’s appears at the beginning of the 
sequence satisfies the constraint when the sequence is 
not a composite of two or more identical sequences. An 
example is 1101OOO. Any sequence which is not a com- 
posite of two or more identical sequences (such as 
1110011100 or O10101), when cyclically permuted such 
that the longest run of 0’s or 1’s is at the beginning, will 
satisfy the constraint. The sequence in Example 1 can be 
Fig. 1. A 10-bit sequence which does not satisfy 
the constraint 
cyclically permuted such that it starts with . . . l l  or 
. . .OOOO, i.e., 
1 1 0 0 1 1 m  
oOOO110011 
Both satisfy the constraint. 
B. Prefix Coding the Original Sequence 
Prefix coding is employed in two cases. 
1. The sequence is a composite of two or more identical 
sequences and cannot be made to satisfy the con- 
straint through a cyclic permutation. 
2. The sequence contains information which would 
change under a cyclic permutation. For example, a 
binary count, say i, may be used to indicate the start 
of the ith data frame. 
The constraint in these two cases can be satisfied by 
prefixing these sequences with a sufficient number of 0’s 
or 1’s. The sequence in Example 1 must be prefixed with 
111, resulting in 
0011001100111 
By prefixing 1110011100 with a single 0, the constraint is 
satisfied. 
IV. TWO METHODS OF DETECTION 
A. Shift Register and Decisional Element are sensed b y  an n-input decisional element. Thus by 
“funneling” a stream of binary digits through the register, 
one of 2” possible n-bit sequences can be located wherever 
it occurs. This method, though straightforward, is uneco- 
nomical in terms of the number of memory elements 
required. 
A shift register made up of n - 1 two-state memory ele- 
ments together with an n-input decisional element can 
serve as a detector. The register serially stores n - 1 bits. 
These and the nth bit (just prior to entering the register) 
2 
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B. Sequential Network With a Minimum Number 
of Memory Elements 
The minimum number of states the detector must 
assume is equal to n, the number of bits in the sequence. 
Thus, the minimum of memory elements required is 
1 + [log,n]. The bracketed term denotes the nearest inte- 
ger which is less than log,n. A comparison of n - 1 and 
1 + [logzn] for various values of n 1 3  appears in Table 1. 
Table 1. Comparison of n - 1 and 1 + tlog,nl 
n 
16 
17 
32 
33 
64 
65 
n - 1  
15 
16 
31 
32 
63 
64 
1 + [logml 
6 
7 
The minimum-state sequential network requires a frac- 
tion of the number of memory elements (for n > 3) needed 
in the shift register approach. Unfortunately, there is no 
known algorithm for assigning combinations of state- 
values to each state such that the combinational logic 
(implemented with decisional elements) is of minimal com- 
plexity. In the case of the shift register, the combinational 
logic will in effect be a single n-input decisional element. 
The algorithm to be presented in this Report enables a 
1. Synthesize a detector for an n-bit sequence with 
T memory elements where 1 + [log,n] r L n - 1. 
Sequences for which r > n - 1 are not considered. 
Make a state assignment which results in combina- 
tional logic of reasonable complexity. When com- 
pared to the shift-register detector, the overall 
complexity is significantly reduced. The reduction 
is most pronounced when n approaches 2'. 
logic designer to: 
2. Select an n-bit sequence for any given value of n such 
that its detector can be synthesized with 1 + [log,n] 
memory elements. Make a state assignment such that 
the complexity of the combinational logic approaches 
that of the shift-register detector when implemented 
with diode gates. 
Note that the constraint discussed in Sec. I11 is 
implied when referring to an n-bit sequence. 
V. AN ALGORITHM F O R  DETERMINING THE NUMBER OF MEMORY ELEMENTS AND 
AN OPTIMAL STATE ASSIGNMENT FOR DETECTING A GIVEN SEQUENCE 
A. Binary In, r l  Ring Sequence T -  A given n-bit sequence (to be detected) may be charac- terized as a binary (n, r )  ring sequence. The number of bits I I I  I 0 I - I m 7 I I  m I I I I 
I I in the sequence is n, and T is a (fixed) number of consecu- 0 I 0 0 1  0 1  
tive bits in each of n distinct subsequences. I I ; I  I I 
I 
I - ' I f 2  ,I I 
Example 2 13 -1 - - 
The sequence 010010111 is a binary (9,4) ring sequence. 
This is illustrated in Fig. 2. Fig. 2. A binary (9, 4) ring sequence 
3 
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Six of the nine 4-bit subsequences are bracketed. The 
sequence is an ordered cycle such that the last bit is fol- 
lowed by the first as if the sequence were repeated or 
formed a ring. The nine 4-bit subsequences are: 
0111 
1011 
0101 
0010 
1001 
0100 
1010 
1101 
1110 
Note that 2' 1 n. The minimum T that yields n distinct 
r-bit subsequences is of interest. Other values of r, where 
rm,, ,  4 r A n - 1, will also form n distinct subsequences. 
The subsequences represent the n states the detector must 
assume in the detection of the sequence. The length of the 
subsequences, r, represents the number of memory ele- 
ments required. 
The synthesis of the detector is illustrated by an ex- 
ample. A state table for the sequential network which is 
to serve as a detector is first constructed. This is done as 
follows for the sequence in Example 2. 
0 1 0 0 1 0 1 1 1  
9 8 7 6 5 4 3 2 1 bit number 
B. State Assignment for a Sequential Network 
In Table 2 the states of the sequential network are 
labeled numerically with an initial state designation of 1. 
The number of states, 9, corresponds to the number of bits 
in the sequence. The input to the detector is represented 
by the Boolean variable x. 
Table 2. State table 
Next state I Present output 
x = 0 (  x = 1  I x = o  I x = 1  1 Present state I 
1 
1 
& 
1 
0 
0 
0 
1 
0 
0 
0 
0 
8 
4 
3 
2 
3 
The arrival of the first 1 on the x input line (i.e., possible 
start of the sequence) causes the state transition from 1 
(initial present state) to 2 (next state). Should each suc- 
ceeding bit be part of the sequence to be detected, 
the sequential network progresses through each state in 
numerical order. This is indicated by the encircled next 
states in the state table. During the time the network is 
in present state 9 and a 0 is on the input line, the detec- 
tor's (present) output is 1. 
If at any time a bit is received which is not in the 
sequence, though previous bits were identical to the start 
of the sequence, the network must return to the initial 
state 1 or one of the states 2 through 4. Since the sequence 
begins with a 1, whenever a 0 arrives improperly located 
in the sequence, the network must return to state 1. How- 
ever, whenever a 1 arrives improperly located in the 
sequence, the network must return to either state 2, 3, 
or 4. For example, assuming the network is in present 
state 6 (meaning the 5 previous bits corresponded to the 
first 5 bits in the sequence) and the 6th bit is 1 instead 
of 0, the network should not progress to state 7. It should 
instead return to state 3 since bit 5 and bit 6 (now entering) 
correspond to the first two bits in the sequence. Thus, the 
5th bit of the 6-bit block could possibly be the start of the 
sequence to be detected. 
The state assignment for the sequential network is taken 
from the ordered subsequences in the binary (9,4) ring 
sequence. The successive states through which the detec- 
tor progresses when each bit of the sequence appears in 
order is made to correspond to successive subsequences. 
Thus, once an assignment is made for initial state 1, the 
state assignment is complete. With r memory elements, 
there are r - 1 initial states such that one of the memory 
elements will track the incoming sequence. In the example 
there are three of the nine states when chosen as an initial 
state that will result in one memory element tracking the 
incoming sequence. Minimization of the combinational 
logic by means of a computer program (Ref. 2) shows that 
these initial states result in optimal minimization when 
state assignments correspond to the n subsequences in the 
binary (n, r )  subsequence. The logic designer, therefore, 
may reduce the possible number of assignments from 
(2' - l)!/[r! (2 .  - n ) ! ]  (see Ref. 3) to r - 1. Any of the 
r - 1 assignments yields combinational logic of reasonable 
complexity. Usually, one or more will be superior to others. 
In many cases, the feedback shift register (FSR) which is 
capable of generating the (n ,  T )  sequence provides a clue 
as to which of the r - 1 initial states, hence state assign- 
ments, is the most economical. This will be discussed in a 
later section. 
4 
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Present 
x dl dz d3 d4 state 
Four memory elements are required in the example. Let 
d,d,d,d, and DID,D,D, represent the present and next 
(combination of) states, respectively. By selecting 1010 as 
an initial state, D, = x. Table 3 illustrates this where all 
the states of Table 2 have been assigned. 
Next 
DI D? 0 3  D4 state 
Table 3 is divided into three parts for explanatory pur- 
poses. The top nine entries show how the detector behaves 
1 
1 
1 
0 
1 
0 
0 
1 
0 
0 
0 
0 
1 
0 
1 
1 
0 
1 
0 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 - 
1 0 1 0  1 
1 1 0 1  2 
1 1 1 0  3 
0 1 1 1  4 
1 0 1 1  5 
0 1 0 1  6 
0 0 1 0  7 
1 0 0 1  0 
0 1 0 0  9 
1 0 1 0  1 
1 1 0 1  2 
1 1 1 0  3 
0 1 1 1  4 
1 0 1 1  5 
0 1 0 1  6 
0 0 1 0  7 
1 0 0 1  8 
0 1 0 0  9 
0 0 0 0  
0 0 0 1  
0 0 1 1  
0 1 1 0  
1 0 0 0  
1 1 0 0  
1 1 1 1  
0 0 0 0  
0 0 0 1  
0 0 1 1  
0 1 1 0  
1 0 0 0  
1 1 0 0  
1 1 1 1  
1 1 0 1  2 
1 1 1 0  3 
0 1 1 1  4 
1 0 1 1  5 
0 1 0 1  6 
0 0 1 0  7 
1 0 0 1  8 
0 1 0 0  9 
1 0 1 0  1 
1 0 1 0  1 
1 0 1 0  1 
1 0 1 0  1 
0 1 1 1  4 
1 0 1 0  1 
1 1 1 0  3 
1 1 0 1  2 
1 0 1 0  1 
1 1 1 0  3 
@ @ @ @  
@ @ @ @  
9 @ 9 @  
@ @ @ e  
9 @ 9 @  
@ @ @ @  
9 @ 9 @  
9 @ @ @  
@ e @ @  
9 @ 9 @  
@ @ 9 @  
C @ 9 @  
@ @ @ @  
d @ @ 6  
when the sequence is entered. The next nine entries show 
its behavior when a bit is on the x input line, which is not 
properly part of the sequence. For example, a total state, 
xd,d,d,d, of 10101 indicates that the 5 bits previously 
entered correspond to the first 5 of the sequence (hence 
the network progressed to state 6). However, the present 
input x = 1 instead of x = 0 as in the sequence. The net- 
work‘s next state, D,D,D,D,, is 1110 or state 3 since the 
previous and present input could be the first two bits in 
the sequence. The lower portion of Table 3 represents 
unused total states (Le., unused internal states combined 
with the input state). The next states for these entries are 
treated optionally. 
Minimizing D,D,D,D, and Z, the output, as functions 
of I, d, ,  d,, d,, and d, results in the following: 
D: = x&d, + xd,da + x‘d:d:d, 
D, = (x’ + d ,  + d:) (x‘ + d’, + &) ( x  + d ,  + d:, + d:) 
(1) 
i w  
D, = x (2) 
D, = x’dl + d ,  (3) 
D: = x‘d, + d$ 
Z = x’d,d:d: 
(4) 
( 5 )  
where the symbols ’ and + denote complementation and 
logical addition (i.e., OR), respectively. Adjacent Boolean 
variables, such as d,d,, denote logical multiplication (i.e., 
AND). 
The expression (la) indicates that D, is simpler in the 
conjunctive form. The complement of the function D: was 
minimized in disjunctive form as shown in (1). 
By making each entry under x identical to the corre- 
sponding entry under d ,  in the first nine entries, the mem- 
ory element represented by d,  tracks the input (i.e., D, = x 
as previously asserted). In the next nine entries x = d:. 
These entries account for all the used total states. 
5 
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VI. IMPLEMENTATION 
All functions have been minimized under the criterion 
of minimum two-level AND-OR gating. Implementation, 
however, is done with NAND gates acting as decisional 
elements since the cost ratio of the RS flip-flop to the 
NAND gate is apparent. The RS flip-flop serves as a 
memory element. The cost ratio of an RS flip-flop to a 
diode gate (AND-OR having the same number of inputs 
as the NAND gate) would be even higher. Thus the 
economy realized by reducing the number of memory ele- 
ments at the expense of adding NAND gates (i.e., fewer 
equivalent RS flip-flops) is less than that attainable with 
diode AND-OR gates. 
The RS flip-flop has the following characteristic equa- 
tion. 
D = S’ + Rd (6) 
S and R represent the state-values of the set and reset 
inputs which are voltage levels. The present output, d ,  is 
called the assertion output. Also available is d’, the nega- 
tion output. The present outputs d and d’ are also voltage 
levels and are represented by state-values. The voltage 
level and state value correspondences are: 
ov - 0 
+ V e l  
D represents the next state of the flip-flop and is defined 
as the assertion output after a negative-going clock-input 
transition has been applied. Equation (6) is a Boolean 
difference equation which expresses the next state, D, as 
a function of R, S, and d .  R and S are enabling or precon- 
ditioning signals. The effect of RS occurs after a negative- 
going clock transition. Thus, time (the occurrence of a 
clock transition) is implied in (6). The RS input combina- 
tion of 00 is forbidden. This is expressed in (sa) algebra- 
ically as a constraint. 
When R and S are complementary, the RS flip-flop acts 
as a delay element. The assertion output assumes the state 
value of R after a negative-going clock input. This can be 
deduced from (6). 
For S = R’ 
D = R + R d = R  
When implementing sequence detectors, the RS flip-flop 
will be used as a delay element. 
Fig. 3. NAND gate logic network with common 
collector operation 
d4* I 
X 
S, = xdi d4 + xd2 d3+ x‘d; d; d4 d2 
d3 
Fig. 4. Implementation of the detector of 
sequence 0100101 11 
6 
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The output of a NAND gate is a function of its inputs 
only and is expressed as: 
2 = (d,d,  . . . dn)’ 
2 has a state-value of 0 when all inputs have a state-value 
of 1 and 0 otherwise. Two or more NAND gates may be 
operated with a common collector resistor yielding a 
NAND-AND operation for the previously defined voltage 
level and state-value correspondence. This is illustrated in 
Fig. 3. The NAND gate is symbolized as an AND-NOT. 
Note that unused inputs assume a + V  voltage level. 
Thus, a NAND gate with a single input acts as an inverter. 
The implementation of the detector in Example 2 is 
shown in Fig. 4. The cost is 4 RS flip-flops and 12 NAND 
gates (with 4 or fewer inputs). The RS flip-flop utilizes a 
minimum of two transistors whereas the NAND gate has 
only one. The RS flip-flop may be considered as two cross- 
coupled NANDs with additional circuitry for the clock 
input. Thus a conservative cost ratio of the RS flip-flop to 
the NAND gate is 3 to 1. Therefore, the cost of the detec- 
tor in Fig. 1 is equivalent to 24 NAND gates. The shift- 
register approach would require 8 RS flip-flops and 2 
NAND gates. One is used to invert x and the other (with 
9 inputs) is used to sense the input and the contents 
of the register. This is equivalent to 26 NAND gates. 
The 2 NAND gate reduction represents a modest im- 
provement. However, this example represents the case 
where n is small (see Table 1) and n/2‘= 9/16. As n 
approaches 2‘ for a given T ,  the improvement increases. 
VII. FURTHER EXAMPLES 
Example 3-Given the sequence 
100011001010111110000 
I I I I 1  
21 16 10 5 1 
which can be characterized as a binary (21,5) ring se- 
quence. Thus, n/2. = 21/32. The state assignment is 
shown in Table 4. Memory element d ,  tracks the input x 
as in Example 2. Note that, in general, there is no assign- 
ment such that d ,  tracks x (i.e., D, cannot equal x). Thus 
the T - 1 assignments mentioned previously are those for 
which either D,, D3, . . . , or D, equals x. 
The minimized expressions for the next state of each mem- 
ory element are: 
The implementation appears in Fig. 5. The cost is 5 RS 
flip-flops and 17 NAND gates (with 5 or fewer inputs). 
This is equivalent to 32 NAND gates. In the shift-register 
approach 20 RS flip-flops and 4 NAND gates are required. 
The 4 NAND gates are needed to sense the contents of the 
register and the input. In practice, the input expansion 
to a NAND gate is limited to 12. Therefore, two levels of 
NAND gates are required as shown in Fig. 6. 
The shift-register detector is equivalent to 64 NAND 
gates. Therefore, a reduction of 2 to 1 is realized with the 
sequential network in Fig. 2. 
There are sequences where commonality of terms in the 
next-state functions of the sequential network gives rise to 
gate sharing. In this case, the overall reduction over that 
of a shift-register detector is significant even though n is a 
fraction of 2‘. Sequences which have adjacent 1’s and 
adjacent Os in equal numbers are examples of this. 
Example 4 
Given the sequence 
11 111oooO0 
which may be characterized as a binary (10,5) sequence. 
In this case, n/2* = 10/32 < 1/3. For the initial state 
7 
JPL TECHNICAL REPORT NO. 32-1019 
Table 4. State 
di d? dj dr ds Present state 
0 1 0 0 0  1 
0 0 1 0 0  2 
0 0 0 1 0  3 
0 0 0 0 1  4 
1 0 0 0 0  5 
1 1 0 0 0  6 
1 1 1 0 0  7 
1 1 1 1 0  8 
1 1 1 1 1  9 
0 1 1 1 1  10 
1 0 1 1 1  11 
0 1 0 1 1  12 
1 0 1 0 1  13 
0 1 0 1 0  14 
0 0 1 0 1  15 
1 0 0 1 0  16 
1 1 0 0 1  17 
0 1 1 0 0  18 
0 0 1 1 0  19 
0 0 0 1 1  20 
1 0 0 0 1  21 
0 0 1 1 1  
0 1 0 0 1  
0 1 1 1 0  
1 0 0 1 1  
1 0 1 0 0  
1 1 0 1 0  
1 1 1 0 1  
- 
X 
- 
0 
0 
0 
0 
1 
1 
1 
1 
1 
0 
1 
0 
1 
0 
0 
1 
1 
0 
0 
0 
1 
0 
0 
0 
0 
0 
E 
assignment for detection of the 21-bit sequence in Example 3 
D1 D? D3 Dr Ds x di d? d3 dr dj Di Dz D3 D, Dj 
0 0 1 0 0  1 0 1 0 0 0  0 1 0 0 0  
0 0 0 1 0  1 0 0 1 0 0  0 1 0 0 0  
0 0 0 0 1  1 0 0 0 1 0  0 1 0 0 0  
1 0 0 0 0  1 0 0 0 0 1  0 1 0 0 0  
1 1 0 0 0  0 1 0 0 0 0  1 0 0 0 0  
1 1 1 0 0  0 1 1 0 0 0  0 0 1 0 0  
1 1 1 1 0  0 1 1 1 0 0  0 0 1 0 0  
1 1 1 1 1  0 1 1 1 1 0  0 0 1 0 0  
0 1 1 1 1  0 1 1 1 1 1  0 0 1 0 0  
1 0 1 1 1  1 0 1 1 1 1  0 1 0 0 0  
0 1 0 1 1  0 1 0 1 1 1  0 0 0 1 0  
1 0 1 0 1  1 0 1 0 1 1  0 1 0 0 0  
0 1 0 1 0  0 1 0 1 0 1  0 0 0 1 0  
0 0 1 0 1  1 0 1 0 1 0  0 1 0 0 0  
1 0 0 1 0  1 0 0 1 0 1  0 1 0 0 0  
1 1 0 0 1  0 1 0 0 1 0  0 0 0 0 1  
0 1 1 0 0  0 1 1 0 0 1  0 0 1 0 0  
0 1 1 1 0  1 0 1 1 0 0  0 1 0 0 0  
0 0 0 1 1  1 0 0 1 1 0  0 1 0 0 0  
1 0 0 0 1  1 0 0 0 1 1  0 1 0 0 0  
0 1 0 0 0  0 1 0 0 0 1  1 0 0 0 0  
@ @ @ @ @  1 0 0 1 1 1  @ @ @ @ @  
@ @ @ @ @  1 0 1 0 0 1  @ @ @ @ @  
@ @ @ @ @  1 0 1 1 1 0  @ @ @ @ @  
@ @ @ + @  1 1 0 0 1 1  + @ @ @ @  
@ @ @ @ @  1 1 0 1 0 0  @ @ @ @ @  
@ @ @ @ @  1 1 1 0 1 0  @ @ @ @ @  
@ @ @ @ @  1 1 1 1 0 1  @ @ @ @ @  
assignment of 01111, D, = x and the following optimal 
next-state and output functions are the result: 
D: = xd: + x’d, + d ,  
D, = x 
D, = xd: + d, (15) D, = x 
D, = xd: + x’d2 + d, 
D, = xdsd: + x’d, + d, (17) 
Z = xd,d, (18) 
through (18) where subscript 5 is replaced by s, the num- 
ber of stages. A sequence of s O S  followed by s 1’s would 
have a detector characterized by the following equations : 
(13) 
(14) Wl = xd: + x’d, + d ,  
(16) D, = xd: + d, 
Dj = xd: + x’d, + d - 1  Note that the terms xd: + x’d, appear in three of the next- 
state functions and are utilized in deriving R,  and S,. (See 
Fig. 7 for the implementation.) The cost is 5 RS flip-flops 
and 10 NAND gates or equivalently 25 NAND gates. The 
inputs to each NAND gate are 3 or fewer. In the shift- 
register approach, 9 RS flip-flops and 1 NAND gate with 
9 inputs are required. This is equivalent to 28 NAND 
gates. 
where 3 < i L S. 
Example 5 
The following 30-bit sequence may be characterized as 
a binary (30,5) ring sequence. 
l O l l o ~ 1 1 0 0 ~ l l l l p 1 0 0 1 ~ 0 0 1 1 ~ 0 ~  The detector for sequences of the form in Example 4 has I 
next-state and output functions which are identical to (13) 30 25 20 15 10 5 1 
8 
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x ’ 4  I 
d .  
X‘  
d3 
X- 
4 - s5 
d4- I 
Fig. 5. lmplementation of the detector of the 21 -bit 
sequence in Example 3 
The next-state functions, excluding D,, are mapped on 
a Karnaugh Chart in Fig. 8 for minimization purposes. 
The minimized next-state and output functions are 
4 4  I I 
I 
I 
d2l 
Fig. 6. NAND implementation of AND when input 
variables exceed 12 
Fig. 7. Implementation of the detector of 
sequence 11  1 1  100000 
The cost is 5 RS flip-flops and 19 NAND gates with 5 or 
fewer inputs. A shift-register detector requires 29 RS flip- 
flops and 6 NAND gates (6 are needed to derive the out- 
put because of the limitation of 12 inputs per gate). The 
former is equivalent to 34 NAND gates as opposed to 93 
NAND gates for the latter. This is almost a 3:l  reduction. 
In this case, the sequential network approach is more eco- 
nomical than the corresponding shift-register detector for 
a given n and n/2‘ ratio. If the n/2‘ ratio is maintained 
while n is increased, improvement over the shift register 
becomes more pronounced. 
9 
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101 
I 
I 
I 
9 
9 
I 
I 
Xdl d2 
000 
00 I 
01 I 
O I C  
I I C  
I l l  
101 
I oc 
100 
I 
I 
I 
I 
I 
I 
000 001 011 010 
I I 
I 9 
I 
I I 
I I 
I 9 
110 I l l  101 
I 
I 9 
9 
I I 
I I 
100 
I 
I - 
I IO 
I 
- 
I 
I 
I - 
I 
I 
I l l  
I 
- 
I 
I 
I - 
I 
I 
- 
Fig. 8. Minimization of next-state functions of the detector in Example 4 
1 0  
D 
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- 
X 
- 
0 
0 
1 
1 
0 
0 
0 
1 
0 
0 
1 
0 
1 
1 
1 
1 
1 
0 
0 
1 
1 
1 
0 
1 
1 
0 
1 
0 
0 
0 
0 
0 - 
VIII. SELECTION OF THE INITIAL STATE 
The configuration of the simplest feedback shift register 
which is capable of generating the sequence often pro- 
vides information as to which of the r - 1 possible initial 
states yields the best state assignment (i.e., which of the 
memory elements d2, dt, . . . , or d, should track x). Every 
binary (n, T )  ring sequence can be generated by an r-stage 
shift register where a Boolean function of its contents is 
fed back. This is termed a feedback shift register or FSR. 
See Fig. 9. 
The bit being fed back during the nth clock time inter- 
val is 
a n  = f ( ~ - 1 ,  an-, ,  . . . r a n )  (25) 
Successive subsequences provide a state table for deter- 
mining an-,, . . . , a,) in minimized form. The 
columns under dld,d,d,d, and D, in the left half of Table 5 
i i 
I f [a , , - , .am-9,  - - - - - - - - - - -.an-rI I 
~ 
, . .. .. ., - .  , - .. . . , 
Fig. 9. Generalized feedback shift register for binary 
(n,  r )  ring sequence generation 
Table 5. State assignment for sequence detector in Example 4 
di dr d, Present state 
~ ~ 
0 0 0 0 0  
1 0 0 0 0  
1 1 0 0 0  
0 1 1 0 0  
0 0 1 1 0  
0 0 0 1 1  
1 0 0 0 1  
0 1 0 0 0  
0 0 1 0 0  
1 0 0 1 0  
0 1 0 0 1  
1 0 1 0 0  
1 1 0 1 0  
1 1 1 0 1  
1 1 1 1 0  
1 1 1 1 1  
0 1 1 1 1  
0 0 1 1 1  
1 0 0 1 1  
1 1 0 0 1  
1 1 1 0 0  
0 1 1 1 0  
1 0 1 1 1  
1 1 0 1 1  
0 1 1 0 1  
1 0 1 1 0  
0 1 0 1 1  
0 0 1 0 1  
0 0 0 1 0  
0 0 0 0 1  
0 1 0 1 0  
I 1 0 1 0 1  
~ 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
1 
2 
3 
1 0 0 0 0  
1 1 0 0 0  
0 1 1 0 0  
0 0 1 1 0  
0 0 0 1 1  
1 0 0 0 1  
0 1 0 0 0  
0 0 1 0 0  
1 0 0 1 0  
0 1 0 0 1  
1 0 1 0 0  
1 1 0 1 0  
1 1 1 0 1  
1 1 1 1 0  
1 1 1 1 1  
0 1 1 1 1  
0 0 1 1 1  
1 0 0 1 1  
1 1 0 0 1  
1 1 1 0 0  
0 1 1 1 0  
1 0 1 1 1  
1 1 0 1 1  
0 1 1 0 1  
1 0 1 1 0  
0 1 0 1 1  
0 0 1 0 1  
0 0 0 1 0  
0 0 0 0 1  
0 0 0 0 0  
@ @ @ @ @  
@ 4 @ @ 4  
X 
- 
1 
1 
0 
0 
1 
1 
1 
0 
1 
1 
0 
1 
0 
0 
0 
0 
0 
1 
1 
0 
0 
0 
1 
0 
0 
1 
0 
1 
1 
1 
1 
1 
0 0 0 0 0  
1 0 0 0 0  
1 1 0 0 0  
0 1 1 0 0  
0 0 1 1 0  
0 0 0 1 1  
1 0 0 0 1  
0 1 0 0 0  
0 0 1 0 0  
1 0 0 1 0  
0 1 0 0 1  
1 0 1 0 0  
1 1 0 1 0  
1 1 1 0 1  
1 1 1 1 0  
1 1 1 1 1  
0 1 1 1 1  
0 0 1 1 1  
1 0 0 1 1  
1 1 0 0 1  
1 1 1 0 0  
0 1 1 1 0  
1 0 1 1 1  
1 1 0 1 1  
0 1 1 0 1  
1 0 1 1 0  
0 1 0 1 1  
0 0 1 0 1  
0 0 0 1 0  
0 0 0 0 1  
0 1 0 1 0  
1 0 1 0 1  
0 0 1 0 1  
0 0 1 0 1  
1 1 0 0 0  
0 0 0 1 0  
0 0 1 0 1  
0 0 1 0 1  
0 0 1 0 1  
1 0 0 0 0  
0 0 1 0 1  
0 0 1 0 1  
0 0 0 0 0  
0 0 1 0 1  
0 0 0 0 1  
0 0 0 1 0  
0 0 0 1 0  
0 0 0 1 0  
0 0 0 1 0  
0 0 1 0 1  
0 0 1 0 1  
0 0 0 0 0  
0 0 0 1 0  
0 0 0 1 0  
0 0 1 0 1  
0 0 0 0 1  
0 0 0 1 0  
0 0 1 0 1  
0 0 0 0 1  
0 0 1 0 1  
0 0 1 0 1  
0 0 1 0 1  
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m 
provide the information necessary to determine (25). D ,  
corresponds to a,, whereas d ld2 ,  . . . ,d, correspond to 
a,-,,a,,-,, ' . ' , respectively. Thus 
On-I On-2 0,-3 On-4 On-5 
where @ denotes sum modulo 2 or the EXCLUSIVE-OR 
operation. The FSR for the sequence {a,} is shown in 
Fig. 10. The contents of the ith stage at clock time interval 
n(i.e.,an-i) becomes the contents of the (i + 1)th at clock 
time interval n + 1. That is 
It is assumed that the initial loading a ,a . . . a ,, where 
n = 0, is any one of the subsequences. The state assign- 
ment is such that an (i + 1)th stage of the detector tracks x 
when the ith stage of the generator is in the feedback path. 
In the previous example, an initial state was chosen such 
that D ,  = X since a,, is in the feedback. The case where 
1 - 
Fig. 10. Sequence generator 
D, = X gives results which are equivalent in terms of com- 
plexity (i.e., minimum AND-OR diode count). As indi- 
cated previously, there is no assignment which results in 
D,  = X .  
IX. SELECTION OF A SEQUENCE W H E N  ONLY n IS SPECIFIED 
In Ref. 4, it is proved that a binary (n ,  r )  ring sequence 
exists for every n and r where 2".n. Therefore, a se- 
quence with a specified n can be found such that T is 
minimum. This means a detector can be synthesized with 
a minimum number of memory elements. 
For every r > 1, there are ~ ( 2 '  - l) /r  FSR's capable of 
generating a maximal-length sequence whose length n 
equals 2r  - 1. [cp(n) is the Euler phi-function which de- 
notes the number of positive integers equal to or less 
than n] .  The detector for a maximal-length sequence is 
one of the most efficient in terms of hardware. In Ref. 1, 
the detector for a 31-bit maximal-length sequence was 
synthesized. The next-state functions were minimized 
simultaneously for each possible initial state by means of 
a general-purpose computer program (see Ref. 2).  The 
results were optimum for the case where a memory ele- 
ment (in accordance with Sec. VII) tracked the input. 
The feedback function for a maximal-length sequence 
generator can be determined from tables of irreducible 
polynomials (see Ref. 5) .  In turn, the sequence {a,} and 
all the subsequences a,,-,a,,~, . . . an-r  can be found. (The 
subscript n denotes clock-time interval and is not to be 
1 2  
confused with sequence length n). Furthermore, there is 
an algorithm for modifying the feedback function such 
that any sequence length from 1 to 2r - 1 can be obtained 
(Ref. 6). Of interest are sequence lengths from 2r-1 to 
2' - 1 though a length of 2" could be obtained with 
T - 1 memory elements. 
The 31-bit sequence previously mentioned is: 
1001011001111100011011101010000 
I I I l l  I I  
31 25 20 15 10 5 1 
The feedback function for the generator is 
a, = a,-? @a, -, 
The next-state functions for the detector are 
D ,  = x'&d7 + xd,d', + x'd:d:dj 
D, = (x'& + xd,)d,  + x'd<d:d: 
D ,  = x  
D, = (x' + d,)d, 
D, = (x'd: + xd,)d, + x'did, 
4 
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and 
Z = xd:d,d:d:d,. (31) 
By modifying the feedback function where 
a, = an-n a,-; @ W 
a specified number of bits within the 31-bit sequence is 
skipped. W is 1 for a particular nonzero combination of 
states in the FSR. Two examples follow: 
For n = 18 
l l l t  W = a,-lan-2a,-3an-4a,-5 
and the generated sequence is 
100101 1001 11110000 
I I  I I I  
18 15 10 5 1 
Note that bits 2 through 14 in the original 31-bit sequence 
have been skipped. 
The next-state functions for the detector are 
D, x'&dj + xd2da + x'd:d: (32) 
DL through D, are the same as (27) through (30). Also, 
2 can be the same as (31). 
For n = 27 
The sequence is the same as the 31-bit sequence with bits 
7 through 10 deleted. 
As in the case for n = 27, only D, differs. 
Thus, the 18-bit and 27-bit sequence detector require one 
more NAND gate than the parent 31-bit sequence (whose 
cost is 5 RS flip-flops and 17 NAND gates). Detectors for 
sequences of length n = 16 through n = 30 are also of the 
same complexity as that for the 31-bit sequences. These, 
of course, are derived from the same 31-bit sequence. 
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